fix several invalid instruction bundles

This commit is contained in:
crc 2024-09-03 16:54:08 +02:00
parent 447e57b7a1
commit ab200ab44f
2 changed files with 5 additions and 5 deletions

BIN
ilo.rom

Binary file not shown.

View file

@ -1488,7 +1488,7 @@ r a:map
i dulieqli
d 95
r s:rewrite.replace
i liju..
i liju....
r if
: s:rewrite.replace
@ -1652,7 +1652,7 @@ c (c-s) '_ s:temp tuck #0 s:store ;
i lilica..
r c:to-s.temp
r s:temp
i luca....
i lica....
r tuck
i liliju..
d 0
@ -3389,7 +3389,7 @@ c (n-a) #64 n:mul block:buffer n:add ;
i limuliad
d 64
r sys:buffers/block
i re....
i re......
: e:line
c (n-) e:to-line #64 [ fetch-next c:put ] times drop nl ;
@ -3442,7 +3442,7 @@ r I
i duliltli
d 10
r sp
i lica..
i lica....
r if
i lica....
r n:put
@ -3718,7 +3718,7 @@ r s:get/line.process
: e:erase/line
c (n-)
c e:to-line #32 swap #64 fill ;
i lica...
i lica....
r e:to-line
i liswli..
d 32